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Abstract
The LHCb Outer Tracker is a straw drift detector with a mod-
ular design and a total of 53760 readout channels distributed
over a sensitive area of 12 double layers of 6x5 m2 each. The
main electronics readout requirement is the precise ( 0.5 ns) drift
time measurement at an occupancy of ∼4% and 1 MHz read-
out. A total of 128 channels are read out by one Front-End box.
About half of the FE−Boxes have been built. Quality Assurance
during the production has been performed on single FE−Box
components. The assembled FE−Box is finally commissioned
using a special FE-Tester. The FE−Tester is a programmable
pulser with a time resolution of 150 ps capable to simulate all the
functionality of the readout mimicking the real detector. Conse-
quently, problems have been found and solved resulting in good
overall performance.
I. OVERVIEW OF THE READOUT SYSTEM
The FE−Box readout has a modular structure consisting of
four different type of boards: HV board (decoupling the ana-
log signal from the high voltage), ASDBLR aboard (amplifica-
tion), OTIS board (drift time measurement) and GOL auxiliary
board (supply voltage and the optical link for data transmission).
The boards are installed in an aluminum frame built to fit on the
straw module providing the mechanical protection and electrical
shielding to the electronics inside. The analog part of the elec-
tronics chain is the most critical and it will be treated with more
emphasis.
A. Amplifier
Charge signals from the straw detector are decoupled from
the high voltage and amplified, shaped and discriminated by the
ATLAS ASDBLR chips. The main characteristics of the ASD-
BLR chip are:
1. Eight input channels and two test pulses (low and high).
2. A fast peaking time of ∼6ns due to a shaping network and
the baseline restoration which separate the leading edge of
the input signal and cut the ions induced current tail.
3. Radiation hardness withstanding 3.5 1014 n/cm2 [1].
4. Low cross talk of 0.2% and low noise of <1fC equivalent
charge thanks to the DMILL bipolar process adopted for
the chip production.
5. Optimized for grounding and heat dissipation through a
100 µm copper layer endowed in the PCB and several vias
between the board layers.
The block diagrams of the chip functionality is shown in Fig.1.
Two ASDBLR chip are assembled on one ASDBLR board.
Figure 1: Block diagram of the ASDBLR Chip.
B. Time to Digital Converter (TDC)
Digitized signal from two ASDBLR boards are then col-
lected by the OTIS board [3] (Outer tracker Time Information
System) which contains a 32 channel TDC. The chip is devel-
oped using a standard 0.25 µ CMOS process. The drift time
data of each channel is stored in a pipeline of 4 µs waiting for
the trigger veto.
C. Gigabit Optical Link (GOL)
At L0 accept the output of the TDC is collected by one Gi-
gabit Optical Link chip (GOL) assembled in the GOL auxiliary
board. The GOL board collects the signals coming from four
OTIS boards and low voltage supply (+2.5 V and ± 3 V), TFC
signals (Time and Fast Control) and I2C slow control bus. Op-
tical fibers carry the data∼90 meters far from the detector at the
L0 output rate of 1.1 MHz to the TELL1 board [2] in order to be
filtered and finally stored for off-line processing.
D. FE−Box
The FE−Box consists of an aluminum chassis designed to
fit one end of the detector module on which are installed 4 HV
boards, 8 ASDBLR boards, 4 OTIS boards and 1 GOL auxil-
iary board. The FE−Chassis provides the cooling system, four
inputs for the HV, the shielding cover and two connectors to fix
the FE−Box on the straw module. In Fig.2 the drawing of as
open FE−Box is shown.
Figure 2: Outline of the FE−Box chassis with boards.
II. FE−TEST SETUP DESCRIPTION
The electronics readout requirements are a precise (∼0.5 ns)
and efficient drift time measurement at an occupancy of 4% to
ensure single hit resolution (200 micron) and efficient charged
particle reconstruction. To achieve the desired performance,
several steps of quality assurance during the production have
been applied, using dedicated test setups for each type of board
[7].
Figure 3: Block diagram of the FE Test Setup.
The performance on an assembled FE−Box is verified
through a final test performed using a special FE−Tester. The
block diagram of the setup is shown in Fig.3. The FE−Tester is
based on the test setup build for the Alice Alcapone tester. The
heart of the setup is a PCB with an Altera programmable logic
chip. Most of the electronics needed for the tests is built on the
controller board. To interface the FE−Box a specific connection
board is developed (Flipper Box) with the additional required
electronics to provide the input signal on the 128 channels of
the FE−Box. The logic in the Altera chip is controlled by a
LabView program on a PC. The connection between them is a
JTAG interface through the parallel port. For the communica-
tion with the FE−Box the I2C bus is used. The out-coming data
stream from the GOL board is collected by the HOLA acquisi-
tion board [4]. The data exchange between the two machine and
a file-server is guarantee by standard TCP.
In summary the FE−Tester consists of a programmable pulser
capable to provide all the functionality of the readout (slow and
fast controls) mimicking the input signals as real module detec-
tor. the FE−Test functionality are here summarized:
1. Generation of input signals straw-like. Those signals are
tunable in intensity and in time with a resolution of ∼0.5
fC and 150 ps respectively.
2. Generation TFT (Time and Fast Control).
3. Generation of I2C (Slow Control).
4. Power supply and data acquisition.
All those operations are automatized and controlled through
LabView.
III. TEST OF THE FE−BOX
The following tests have been performed on assembled
FE−Boxes:
1. Threshold Characteristics. A threshold scan is done and
the measurement of the half-efficiency-point is carried out
for a fixed input charge. The relative variation of the half-
efficiency-point is expected to be less than 60 mV (rougly
corresponding to half fC) out of the 128 channels as re-
quired in the ASDBLR chip selection [6]. A threshold
scan is also performed using the test pulse signals (low and
high) generated in the ASDBLR chip. The last test on the
preamplifier is done through an amplitude scan with fixed
threshold to carry out the half-efficiency-point and the ENC
(equivalent noise charge).
2. Timing. Measurement of the time conversion linearity and
the channel-by-channel resolution of the OTIS board.
3. Noise. Dark noise is studied as function of the threshold.
4. Synchronization. Four 8 bit TDC chips are inside a single
FE−Box. The time difference between test pulse and the
L0 is checked with a latency scan and therefore the syn-
chronization between channels is verified.
A. Threshold Characteristics
One general requirement of the preamplifier, is the channel-
by-channel uniformity response for the same input charge Qi.
The efficiency, noise and occupancy are strongly sensitive to the
threshold which influence the detector performance. The thresh-
old must be chosen such that the uniformity between channels
is guaranteed in a wide range of input charge.
Given the function g(Qi) representing the signal amplitude after
pre-amplification of the input charge Qi, to measure channel-
by-channel uniformity we need to ”compare” those amplitudes
between channels defining an appropriate amplitude estimator.
The easiest number to measure is the hit-efficiency. Varying the
threshold from low to high, the hit-efficiency goes from 1 to
0. In the ideal condition of absence of noise the hit-efficiency
profile against threshold would be modeled as a step function.
Assuming Gaussian noise the expression for the hit-probability
for a fixed threshold and input charge is [5]:
Pr(Vthr , Qi) = N
∫ +∞
Vthr
e
−
1
2
(
V−g(Qi)√
2 σnoise
)2
dV (1)
WhereN is a normalization factor, V is the threshold and σnoise
is the Gaussian noise amplitude. The Eq. 1 can be rewritten us-
ing the standard erf function:
Pr(Vthr , Qi) =
1
2
− 1
2
Erf
(Vthr − g(Qi)√
2 σnoise
)
(2)
Figure 4: Hit-efficiency as function of threshold for a fixed input
charge.
The hit-efficiency is 50%. for Vthr = g(Qi). The threshold
in which the condition above is realized is called half-efficiency
threshold and from now on we refer to it as V 50%
thr
, which is
the estimator for g(Qi). By measuring the hit-efficiency profile
against threshold and fitting the Erf function model, we can de-
termine channel-by-channel the V 50%
thr
and the σnoise as shown
in Fig 4. The hypotesis of gaussian error fits the data points.
1) Requirements in the V 50%
thr
uniformity
Each ASDBLR chip has been individually tested at UPENN
university before assembly. By the test results, chips have been
first pre-selected in order to separate chips with working prob-
lems and then further selected applying constraints on the V 50%
thr
uniformity. The two main parameter defined for a single ASD-
BLR chip are:
1. ∆V max
thr
: The absolute maximum deviation by the average
in the half-efficiency-point measured on the single ASD-
BLR (8 channels).
2. ∆V G max
thr
: The absolute maximum deviation by the global
average in the half-efficiency-point (measured on the total
amount of preselected chips).
Five different values of injected charge have been used in the
chip test, (0, 3, 5, 30 and 50 fC) and the cuts applied after pre-
selection are summarized in Table 1.
Parameter Charge Cut
∆V
max
thr 5 fC ± 30 mV
∆V
max
thr 30 fC ± 60 mV
∆V
Gmax
thr 5 fC ± 30 mV
Table 1: Selection cuts on V 50%
thr
uniformity for ASDBLR chip.
1) Threshold Scan with the FE−Setup
The channel-by-channel V 50%
thr
is determined in three ways:
using the FE−Box input and the two test-pulses in the ASDBLR
chip.
1. From the input: injection of the signals through the flipper-
box (straw-like signals).
2. From Test-pulse: signals generated by the slow-control and
routed through the GOL board and the four OTIS until the
the 16 ASDBLR ICs. In the ASDBLR there are two test-
pulse inputs: high test-pulse and low test-pulse. The am-
plitudes of those test-pulses are not tunable.
The functioning and the performance of the ASDBLR once as-
sembled on the PCB is guaranteed by three different channel-
by-channel determinations of the V 50%
thr
.
About 2% of assembled ASDBLR chips show a channel broken
or having a large deviations. Usually this is due to problems in
the chip soldering, missing components or damaged ASDBLR
board input/output connector pins. The uniformity in the V 50%
thr
is in good agreement with the requirements adopted in the chip
selection.
1) Systematics in the input Threshold Scan
The V [50%]
thr
is determined with good accuracy of ∼1% and
systematic deviations due to the setup (in particular the flipper
box) are detectable. As shown in Fig. 3, the flipper box re-
ceives from the control pilot two signals, one for each side of
the FE−Box. Each signal is then split through 64 channels but
the amount of charge available slowly decreases going from the
first to the last channel. Since the half-efficiency-point is a func-
tion of the injected charge the first channel has higher value of
V
[50%]
thr
.
This systematic can be estimated and an offset to each channel
is added. An offset up to the ∼ 4% has been measured, based
on a Gaussian fit to the 128 distributions of V [50%]
thr
(FE, ch)
measured in testing the FE−Boxes. The values of the means
{µ (ch) : ch = 1, ..., 128} from the Gaussian fits are then used
to calculate the offsets:
ǫ(ch) ≡ 1
128
128∑
k=1
µ(k)− µ(ch), (3)
which are used to correct the values of V [50%]
thr
measured:
V
[50%]
thr
(FE, ch)→ V [50%]
thr
(FE, ch) + ǫ(ch). (4)
1) Half-efficiency-point in the input charge amplitude scan
As shown in Fig. 5, increasing the input charge for a fixed
threshold the hit efficiency goes from 0 to 1. As in the thresh-
old scan, the ideal profile would be a step function but assuming
Gaussian noise the following model can be used to fit the data
points:
Pr(Qi, Vthr) =
1
2
+
1
2
Erf
(g(Qi)− Vthr√
2 σnoise
)
(5)
Figure 5: Hit-efficiency as function of amplitude charge for a fixed
threshold.
Now assuming that amplifier response is linear [5] we can
write:
Pr(Qi, Vthr) =
1
2
+
1
2
Erf
(g(Qi)−Qthr√
2 ENC
)
(6)
Obtaining a direct measurement of the ENC (equivalent noise
charge).
This measurement is strongly anti-correlated and complemen-
tary to the one performed in the threshold scan.
B. Timing
The aim of the timing test is to measure the channel by chan-
nel linearity and resolution.
2) Linearity of OTIS
The FE−Setup provides a straw-like signal with high time
accuracy (0.15 ns). Tuning the delay between the L0 and the
input signal (for fixed threshold and input charge) a delay scan
is performed. Considering the overall steps and matching the
mean measured drift time (see Fig. 6) with the time delay set,
the linear correlation shown in Fig. 7 is obtained for each chan-
nel. The straight line runs over the readout window of 192 TDC
(75 ns).
One out of 20 FE−Boxes shows bad linearity or large offset de-
viant from other channels.
Figure 6: Example of drift time distribution with a Gaussian fit.
2) Systematics in the input Delay Scan
Due to the high time accuracy, systematics due to the setup
are detectable. The flipper pilot generates two input signals
which goes through the flipper box as explained in the previous
section. The time offset between the two main signals is easily
detectable with the oscilloscope and can be corrected tuning the
cable length or introducing a delay unit. A second source of sys-
tematics is due to the fact that each main signal is split between
64 channels. As conseguence the signal has to go through the
flipper box yielding a channel-by-channel delay of about ∼0.2
ns. This time offset does not affect the linearity studies but only
shift the straight line on Fig. 7.
2) Resolution
By the sigma of the Gaussian fit applied on the drift time
spectra, the single-channel time resolution is estimated. Noisy
channels or channels with double-peak in the drift spectra are
detected by with a large value of sigma. Combining all the drift
time spectra collected in the first part of the production we can
infer the average time resolution of the OTIS: 1.3 ± 0.2 TDC
which correspond to 0.50 ± 0.06 ns.
Figure 7: Linearity of the OTIS board.
C. Noise
A threshold scan is performed without input. For very low
threshold (20 DAC, corresponding to ∼200 mV) the hit effi-
ciency is 1 but increasing the threshold it decreases exponen-
tially to zero. This dependence is studied for each channel aim-
ing to find noisy channels or problems due to bad shielding
cover. About one out of 30 FE−Box are repaired due to this.
D. Synchronization
Drift time information per event is stored in a 4 µs pipeline
buffer in the OTIS chip waiting for the LO trigger decision.
Since four OTIS chips are embedded in a FE−Box it is cru-
cial to verify whether the latency is equal for all the channels.
Varying the delay between the high Test-Pulse and the L0, a la-
tency scan in steps of 12.5 ns is performed to verify the overall
synchronization across the read-out windows of 75 ns.
IV. SUMMARY
The FE−Setup has been used during the R&D phase of the
Outer Tracker electronics. Its usefulness was proven by finding
problems at an early stage and finally it was crucial to improve
the overall performance. Secondly, the FE−Tester was used dur-
ing mass production of the FE−Boxes, and commissioned each
FE−Box before delivery to CERN for the installation on the
Outer Tracker.
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